16-Bit Parallel BCH(8176, 8072) Decoder

Features

- **16-bit parallel input and 16-bit parallel output**
- **Available for FPGA or ASIC implementation**
- **High speed design, reaches 3.2 Gbps data rate in Virtex IV, higher in ASIC**
- **Compact design, uses 6403 CLB slices in Virtex IV, among the smallest on the market**
- **Can work continuously with no gap between code blocks**
- **Fully synchronous one clock design**
- **511 + 38 clock cycle latency**

Functional Description

The BCH decoder has three functional blocks and one memory block as shown in Figure 1. First the syndrome unit calculates the syndromes. Then the key equation solver solves the key equation for the error location polynomial. The correction unit calculates the error location and generates the error sequence. The memory unit is


Figure 1. Block diagram of the Reed-Solomon decoder.

used to store the received code word while the decoder calculates the syndromes and solves the key equation. During the correction stage, the stored code word is read out from the memory and added to the error sequence to get the corrected code word.

Pin Out

Figure 2 is the schematic symbol of the BCH decoder.

Figure 2. Schematic symbol of the decoder

RST
One bit input, the asynchronous reset. When RST is set high, all the internal flip-flops are asynchronously initialized. The core will stay in this state until RST is set low.

CLK
One bit input, the global clock. All sequential logic acts on the rising edge of CLK.

START
One bit input, the signal to start the decoding process. At the rising edge of CLK, if START is high while RST is low, the internal state machine will start the decoding process. For continuous operation, the START signal for the next code block must line up with the last byte of the previous code block. Otherwise, the START signal for the next code block must be at least five clocks after the last byte of the previous code block. The length of START should be one clock cycle.

DATA_IN

Sixteen bit input, the parallel received code word. The first 16-bit symbol of the code word should be one clock after the START pulse. The decoder reads in one 16-bit symbol every clock. Each code word must have 30 16-bit symbols. If there is a second code word following the first one, the second code word must follow the first one either with no gap or with a six-clock cycle gap.

CODE_OUT

Sixteen bit output, the decoded code word. If there are four or less than four erroneous bits, the output is the corrected code word. Otherwise, the output is unpredictable.

CODE_CE

One bit output, the clock enable for outputting the corrected code word. The length of CODE_CE is 30 clock cycles.

Timing Diagrams

The BCH decoder is very easy to be integrated into a larger design. The following timing diagrams help to clarify some of the synchronization issues.

Figure 3 shows the timing diagram at the starting point of the decoding process, where D0 is the first 16-bit symbol of the received code word.


Figure 3. The timing diagram at the starting point of the decoding process

Figure 4 shows the timing diagram at the starting point of the output, where C0 is the first 16-bit symbol of the decoded code word.

Figure 5 shows the timing diagram of the continuous operation mode, where DA29 is the last 16-bit symbol of the first received code word and DB0 is the first byte of the following code word.


Figure 4. The timing diagram at the starting point of the output

Figure 5. The timing diagram of the continuous operation mode

Deliverables

Deliverables include the decoder and the test bench. For Xilinx or Altera FPGA implementation, both source code and netlist are available. For ASIC implementation, only source code will be delivered. Source code can be in VHDL or Verilog.

Ordering Information

We have flexible licensing structures. Please use the following information to contact us:

Highland Communications Technologies
928 Concession Road, Fort Erie
Ontario, Canada L2A 6B8

Tel: 1-905-658-0989
Fax: 1-905-248-5188
Email: sales@highlandcomm.com

Web site:
http://www.highlandcomm.com/